

The Two-Channel Transistor for Low-Energy Applications

U. Wulf¹, H. Richter², G. Teepe³, J. Reichert², and M. Wiatr⁴

¹Brandenburg University of Technology; P.O. box 101344, 03013 Cottbus, Germany
ulrich.wulf@b-tu.de

²GFWW; Im Technologiepark 1, 15236 Frankfurt (Oder), Germany

³T3-Technologies; Bischofsweg 106, 01099 Dresden, Germany


⁴Wiatec; Fichtenstraße 6, 01097 Dresden, Germany

A presentation on the Photonics Days 2023
Berlin, 10.10.2023

Moore's Law: The number of transistors on microchips doubles every two years

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.


Transistor count




Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count)
 OurWorldInData.org – Research and data to make progress against the world's largest problems. Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

Source: Wikipedia


Changing transistor architectures for Moore's law



MOSFET



FinFET



nanosheet transistor
MBCFET

~22nm, 2011


3nm, 2022

microelectronics


nanoelectronics

atomar electronics?


Samsung: '3nm GAA MBCFET: Unrivaled SRRAM Flexibility' Jun 21, 2023



MOSFET



FinFET



nanosheet transistor
MBCFET

alternative

SOI transistor


22FDX, Globalfoundries, Dresden

Two-channel transistor

resonant tunneling
low-energy applications


Semiclassical transport vs. Quantum transport

semiclassical transport for microelectronics




Semiclassical transport vs. Quantum transport

semiclassical transport for microelectronics



quantum transport for nanoelectronics



1. General theory on quantum transport: Micromachines 2020, 11, 359

Article

A One-Dimensional Effective Model for Nanotransistors in Landauer–Büttiker Formalism

Ulrich Wulf

Department of Computational Physics, Brandenburg University of Technology Cottbus-Senftenberg, PO box 101344, 03013 Cottbus, Germany; ulrich.wulf@b-tu.de

2. Application to nano-MOSFETs: Mathematics 2017, 5, 68

Article

Channel Engineering for Nanotransistors in a Semiempirical Quantum Transport Model

Ulrich Wulf ^{1,*}, Jan Kučera ², Hans Richter ^{1,3}, Manfred Horstmann ⁴, Maciej Wiater ⁴
and Jan Höntschel ⁴

¹ Department of Physics, Brandenburgische Technische Universität Cottbus/Senftenberg, Fakultät 1, Postfach 101344, 03013 Cottbus, Germany; richter@g.fzw.de


² Institute of Physics, Academy of Sciences of the Czech Republic, Cukrovarnická 10, 162 53 Praha 6, Czech Republic; kucera@fzu.cz

³ Gesellschaft zur Förderung von Wissenschaft und Wirtschaft Frankfurt, Im Technologiepark 1, 15236 Frankfurt (Oder), Germany


⁴ Globalfoundries Dresden, Wilschdorfer Landstraße 101, 01109 Dresden, Germany; manfred.horstmann@globalfoundries.com (M.H.); maciej.wiater@globalfoundries.com (M.W.); jan.hoentschel@globalfoundries.com (J.H.)

* Correspondence: ulrich.wulf@b-tu.de; Tel.: +49-355-69-3061

Output characteristics of nano-MOSFETs: Theory and experiment




Ratio between tunneling current and total current



On the minus side : marked tunneling decreases gate control !!!


On the plus side

Tunneling as new device concept: Two channel transistor




From SOI-wafer to double-SOI wafer

SOI wafer \longrightarrow double SOI
from SOITEC (LOI)




Schwarzenbach et al., 2019 IEEE SOI-3D-Subthreshold Technology Conference


From double-SOI wafer to two-channel transistor





start with standard SOI-technology:




add selective source/drain contacts




functionality of the two-channel transistor








microscopic:

resonant tunneling peak at particular gate voltages






- small gate voltage ON/OFF
- low voltage / low energy
- thermal stability
- electrical engineering CMOS-concept talk by G. Teepe at Photonics Days 2022
- Low temperature tunneling peak found in microscale GaAs Heterostructures (J. A. Simmons, J. Appl. Phys. 84, 5626 (1998))



dependence on transverse voltage = control voltage


$$\delta U = 0$$

symmetrical potential



$$\delta U = 50 \text{ mV}$$

asymmetrical potential



Conclusions / happy ending:

- ▶ Hope that I have convinced you that the two-channel transistor is an interesting device concept that should be given a chance.
- ▶ Best thanks for your attention !!